



北京大学高能计算与应用中心  
Center for Energy-efficient Computing and Applications

# Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design

Feng Wang, Guojie Luo, Guangyu Sun, Jiayi Zhang, Peng Huang, Jinfeng Kang

[gluo@pku.edu.cn](mailto:gluo@pku.edu.cn)

2019/07/16




# OUTLINE

- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion





# RRAM Resistance for Representing Logic Values



# RRAM State Switching as Primitive Logic Operations



- MAGIC NOR implementation  $Z = \text{NOR}(X, Y)$ 
  - $V_G > 2 \cdot V_{RESET}$
- Parallel execution over rows and columns
  - WL parallelism:  $R_{im} = \text{NOR}(R_{i1}, R_{i2})(i \in [1, m])$
  - BL parallelism:  $R_{mi} = \text{NOR}(R_{1i}, R_{2i})(i \in [1, m])$



# RRAM-based Stateful Logic Families



- Support parallel execution
- Functionally complete

Work	Stateful logic operations
[3]	IMP
[2]	NOR, NOT
[4]	NAND, NIMP
[5]	NOR, NAND, Min, OR
[6]	NOR, NOT, NAND, NIMP, XOR

- [3] Borghetti, J., Snider, G. S., Kuekes, P. J., Yang, J. J., Stewart, D. R., & Williams, R. S. (2010). “Memristive” switches enable “stateful” logic operations via material implication. *Nature*.
- [4] Huang, P., Kang, J., Zhao, Y., Chen, S., Han, R., Zhou, Z., ... Liu, X. (2016). Reconfigurable Nonvolatile Logic Operations in Resistance Switching Crossbar Array for Large-Scale Circuits. *Advanced Materials*.
- [5] Avati, V., Eggert, K., & Taylor, C. (2018). FELIX: Fast and Energy-Efficient Logic in Memory. In *ICCAD*.
- [6] Xu, L., Bao, L., Zhang, T., Yang, K., Cai, Y., Yang, Y., & Huang, R. (2018). Nonvolatile memristor as a new platform for non-von Neumann computing. In *ICSICT*.



# OUTLINE

- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion



# SIML Computation Model



- All of the stateful logic families satisfy the four assumptions
  - The latency of a single stateful logic operation is identical.
  - The input number of a single operation cannot exceed a constant.
  - The latency of WL and BL operations is identical.
  - The degree of parallelism can reach the crossbar size. The crossbar size scales with the problem size.

# Lower Bounds of the Time Complexity (1)



	(a) Theorem 1	(b) Theorem 2																								
Condition	bitwise functions	most arithmetic functions																								
Parallelism upper bound	$\max(w, h)$	$O\left(\frac{T}{w+h}\right)$																								
Time complexity lower bound	<b>trivial bound:</b> $O\left(\frac{T}{\max(w,h)}\right)$	<b>shape bound:</b> $O(w+h)$																								
Example function	$Y_i = X_{i1} \text{ NOR } X_{i2} \ (i = 1, 2, \dots, n)$	$Y_i = \text{NOR}_{k=1}^i X_{k1} \text{ NOR } X_{i2} \ (i = 1, 2, \dots, n)$																								
Example algorithm (netlist)																										
Example layout in RRAM	<table border="1"> <tr> <td><math>X_{11}</math></td> <td><math>X_{21}</math></td> <td>...</td> <td><math>X_{n1}</math></td> </tr> <tr> <td><math>X_{12}</math></td> <td><math>X_{22}</math></td> <td>...</td> <td><math>X_{n2}</math></td> </tr> <tr> <td><math>Y_1</math></td> <td><math>Y_2</math></td> <td>...</td> <td><math>Y_n</math></td> </tr> </table> <p>Arrows indicate connections: <math>X_{11} \rightarrow Y_1</math>, <math>X_{12} \rightarrow Y_1</math>, <math>X_{n1} \rightarrow Y_n</math>, <math>X_{n2} \rightarrow Y_n</math>.</p>	$X_{11}$	$X_{21}$	...	$X_{n1}$	$X_{12}$	$X_{22}$	...	$X_{n2}$	$Y_1$	$Y_2$	...	$Y_n$	<table border="1"> <tr> <td><math>X_{11}</math></td> <td><math>\xrightarrow{\#1} X_{21}</math></td> <td>...</td> <td><math>\xrightarrow{\#n+1} X_{n1}</math></td> </tr> <tr> <td><math>X_{12}</math></td> <td><math>X_{22}</math></td> <td>...</td> <td><math>X_{n2}</math></td> </tr> <tr> <td><math>Y_1</math></td> <td><math>Y_2</math></td> <td>...</td> <td><math>Y_n</math></td> </tr> </table> <p>Arrows indicate connections: <math>X_{11} \rightarrow Y_1</math>, <math>X_{12} \rightarrow Y_1</math>, <math>X_{21} \rightarrow</math> (intermediate node), <math>X_{n1} \rightarrow</math> (intermediate node), <math>X_{n2} \rightarrow</math> (intermediate node), and the intermediate nodes are connected in series to <math>Y_n</math>.</p>	$X_{11}$	$\xrightarrow{\#1} X_{21}$	...	$\xrightarrow{\#n+1} X_{n1}$	$X_{12}$	$X_{22}$	...	$X_{n2}$	$Y_1$	$Y_2$	...	$Y_n$
$X_{11}$	$X_{21}$	...	$X_{n1}$																							
$X_{12}$	$X_{22}$	...	$X_{n2}$																							
$Y_1$	$Y_2$	...	$Y_n$																							
$X_{11}$	$\xrightarrow{\#1} X_{21}$	...	$\xrightarrow{\#n+1} X_{n1}$																							
$X_{12}$	$X_{22}$	...	$X_{n2}$																							
$Y_1$	$Y_2$	...	$Y_n$																							

$O(T)$ : total cycles in the series implementation,  $w$ : width of layout (# of BLs),  $h$ : height of layout (# of WLs),  $len_{max}$ : length of the critical path.



# Lower Bounds of the Time Complexity (2)



	(c) Corollary 1	(d) Theorem 3
Condition	square layout	a given algorithm
Parallelism upper bound	$O\left(\frac{T}{\sqrt{wh}}\right)$	$O\left(\frac{T}{len_{max}}\right)$
Time complexity lower bound	<b>function bound:</b> $O(\sqrt{wh})$	<b>algorithm bound:</b> $len_{max}$
Example function	—	$Y = \text{NOR}_{k=1}^n X_{k1}$
Example algorithm (netlist)	—	<pre> graph LR     X1((X1)) --&gt; Node(( ))     Node --&gt; Y((Y))     X2((X2)) --&gt; Y     Xn((Xn)) --&gt; Y     </pre>
Example layout in RRAM	—	<pre> graph LR     X1[X1] --&gt; X2[X2]     X2 -- #1 --&gt; Dots[...]     Dots --&gt; Xn[Xn]     Xn -- #n-1 --&gt; Yn[Yn]     </pre>

$O(T)$ : total cycles in the series implementation,  $w$ : width of layout (# of BLs),  $h$ : height of layout (# of WLs),  $len_{max}$ : length of the critical path.



# OUTLINE

- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion



# Ripple Carry Adder

time complexity:  $O(n)$   
 shape / algorithm lower bound



## One-bit full adder

Pulse	Logic operation
1	$T_1 = \text{NOR}(A, B)$
2	$T_2 = \text{NOR}(A, T_1)$
3	$T_3 = \text{NOR}(B, T_1)$
4	$T_4 = \text{NOR}(T_1, T_2)$
5	$T_5 = \text{NOR}(T_4, C_i)$
6	$C_o = \text{NOR}(T_1, T_5)$
7	$T_6 = \text{NOR}(T_4, T_5)$
8	$T_7 = \text{NOR}(T_5, C_i)$
9	$S = \text{NOR}(T_5, T_7)$

$A_{11}$	$A_{12}$	...	$A_{1n}$
$A_{21}$	$A_{22}$	...	$A_{2n}$
$T_{11}$	$T_{12}$	①	$T_{1n}$
...	...	...	...
$T_{41}$	$T_{42}$	...	$T_{4n}$
$T_{51}$	$T_{52}$	...	$T_{5n}$
$C_{i1}$	$C_{o2}$	②	$C_{on}$
$C_{o1}$	$C_{o1}(C_{i2})$	...	$C_{o(n-1)}(C_{in})$
$T_{61}$	$T_{62}$	...	$T_{6n}$
...	...	③	...
$S_1$	$S_2$	...	$S_n$

①③ add  $n$  BLs in parallel

② generate and propagate carries in series

# Carry Select Adder

time complexity:  $O(\sqrt{n})$   
function / algorithm lower bound



$A_{11}$	...	$A_{1\sqrt{n}}$	$A_{21}$	...	$A_{2\sqrt{n}}$	0	$S_1$	...	$S_{\sqrt{n}}$
$A_{1(\sqrt{n}+1)}$	...	$A_{1(2\sqrt{n})}$	$A_{2(\sqrt{n}+1)}$	...	$A_{2(2\sqrt{n})}$	0	$S_{\sqrt{n}+1}$	...	$S_{2\sqrt{n}}$
...	...	...	...	...	...	...	...	...	...
$A_{1(n-\sqrt{n}+1)}$	...	$A_{1n}$	$A_{2(n-\sqrt{n}+1)}$	...	$A_{2n}$	0	$S_{n-\sqrt{n}+1}$	...	$S_n'$
$A_{1(\sqrt{n}+1)}'$	...	$A_{1(2\sqrt{n})}'$	$A_{2(\sqrt{n}+1)}'$	...	$A_{2(2\sqrt{n})}'$	1	$S_{\sqrt{n}+1}'$	...	$S_{2\sqrt{n}}'$
...	...	...	...	...	...	...	...	...	...
$A_{1(n-\sqrt{n}+1)}'$	...	$A_{1n}'$	$A_{2(n-\sqrt{n}+1)}'$	...	$A_{2n}'$	1	$S_{n-\sqrt{n}+1}'$	...	$S_n'$
...	...	...	...	...	...		$S_1$	...	$S_{\sqrt{n}}$
...	...	...	...	...	...		$S_{\sqrt{n}+1}$	...	$S_{2\sqrt{n}}$
...	...	...	...	...	...		...	...	...
...	...	...	...	...	...		$S_{n-\sqrt{n}+1}$	...	$S_n$

① copy the input

② add  $2\sqrt{n} - 1$  WLs in parallel

③ select the correct result

# Carry Save Adder

$a_1$	...	$a_{\sqrt{M}}$	$A_1$
$a_{\sqrt{M}+1}$	...	$a_{2\sqrt{M}}$	$A_2$
...	...	...	$A_{\sqrt{M}}$
$a_{M-\sqrt{M}+1}$	...	$a_M$	$\sum a$
...	...	...	

① accumulate each WL in parallel  
② accumulate the sums in the same BLs

time complexity:  $O(\sqrt{M})$   
function lower bound



$A_{11}$	$A_{12}$	...	$A_{1n}$
$A_{21}$	$A_{22}$	...	$A_{2n}$
$A_{31}$	$A_{32}$	...	$A_{3n}$
...	...	...	...
$C_{01}$	$C_{02}$	...	$C_{0n}$
$PS_1$	$PS_2$	...	$PS_n$

② shift  $C_{01}, \dots, C_{0n}$  right

0	$C_{01}$	...	$C_{0(n-1)}$
$PS_1$	$PS_2$	...	$PS_n$
...	...	...	...
$S_1$	$S_2$	...	$S_n$

① add  $n$  BLs in parallel  
③ add the last two addends  $C_0, PS$



# Adder Summary

Function	two $n$ -bit integer addition		$M$ integer addition
Algorithm	ripple carry adder	carry select adder	carry select adder
Layout	$O(n) \times O(1)$	$O(\sqrt{n}) \times O(\sqrt{n})$	$O(\sqrt{M}) \times O(\sqrt{M})$
Time complexity	$O(n)$	$O(\sqrt{n})$	$O(\sqrt{M})$
Lower bound type	shape / algorithm bound	function / algorithm bound	function bound



# OUTLINE

- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion



# Dot Product

time complexity:  $O(\sqrt{M})$   
function lower bound



$a_{11}$	...	$a_{1\sqrt{M}}$	$a_{21}$	...	$a_{2\sqrt{M}}$	$P_1$	...	$P_{\sqrt{M}}$	$S_1$
$a_{1(\sqrt{M}+1)}$	...	$a_{1(2\sqrt{M})}$	$a_{2(\sqrt{M}+1)}$	...	$a_{2(2\sqrt{M})}$	$P_{\sqrt{M}+1}$	...	$P_{2\sqrt{M}}$	$S_2$
...	...	...	...	①	...	...	...	②	...
$a_{1(M-\sqrt{M}+1)}$	...	$a_{1M}$	$a_{2(M-\sqrt{M}+1)}$	...	$a_{2M}$	$P_{M-\sqrt{M}+1}$	...	$P_M$	$S_{\sqrt{M}}$
...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	③ $C_o$
...	...	...	...	...	...	...	...	...	$PS$
...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	...
...	...	...	...	...	...	...	...	...	$A_1 \cdot A_2$

① element-wise multiplication

② accumulate  $\sqrt{M}$  WLs in parallel

③ accumulate  $S_k$ s using the carry save adder




# Real Data Type Comparison



exponent
  mantissa




## fixed-point



## flex-point




...



## float-point



# Flex-point Support









# OUTLINE

- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion





# Integer Algorithm Evaluation





[8] Talati, N., Gupta, S., Mane, P., & Kvatinsky, S. (2016). Logic design within memristive memories using memristor-aided loGIC (MAGIC). *TNANO*.

[9] Imani, M., Gupta, S., & Rosing, T. (2017). Ultra-Efficient Processing In-Memory for Data Intensive Applications. In *DAC*.



# Flex-support Evaluation





# OUTLINE


- Background
- Theoretical Analysis
- Integer Addition
- Extension
- Experimental Evaluation
- Conclusion





# Conclusion

- Theoretical analysis
  - SIML model
  - time complexity lower bound
- Integer addition
  - ripple carry adder
  - carry select adder
  - carry save adder
- Extension
  - multiplication support
  - flex-point support



# Q & A



北京大学高能效计算与应用中心  
Center for Energy-efficient Computing and Applications

